

Europ@schas Patentem!

European Patent Office

Office surapéen des brevets

11) EP 0 812 016 A1

(12)

EUROPEAN PATENT APPLICATION


- (43) Date of publication: 10,12,1997 Builetin 1997/50
- (51) Int. Ct.⁶: **H01L 23/522**, H01L 21/768, H01L 21/3205
- (21) Application runtber: 97108480.1
- (22) Date of filling: 25,05,1997
- (84) Designated Contracting States: DE PR GB IT¹
- (30) Priority: 04.04.1988 US 650010
- (71) Applicant: HARRIS CORPORATION Melbourne, Florida 32903 (US)
- (72) Inventors:
 - Bagley, Patrick A. Wort Method Province State Sept.
 Wort Method Province State Sept.
 - · RiveR, Anthony L. Pako Bay, Florida 32505 (US)

- Young, William R.
- Palm Bay, Floride 32907 (US)
- Cleigado, Jose A. Vallairia, Florida 32905 (US)
- Geul, Stephan J.
 Sateliffe Beach, Pioride 32937 (US)
- (74) Representative: Flaucisus, Leo, Dipl.-ing. et el Meloiderstrasse 42 81479 München (DE)

(54) Integrated circuit air bridge structures and methods of febricating same


Conductive elements may be incorporated in the devices at the integrated circuit level. An elongated conductor is termed over the dielectric layer and is encased in dielectric material. Then, portions of the substrate or the dielectric layer, or both, are removed to expose the uncased elongated conductor to air. The method contemplates using sacrificial materials located between the anamed conductor in the substrate. Removing the sacrificial material forms on air bridge cavity. The methods of the invention also include removing portions of the substrate in order to form the air bridge cavity. In a bonded substrate structure, a device substrate is bonded to a handle substrate, typically with en oxide bonding layer. Trench isolation is a common step used in the formation of devices and bonded subevales. The air bridge of the Invention is compatible with

the trench forming steps that are typically used in bonded substrate embodiment, trenches are torsed down to the cottle bonding layer. The trenches are coated with a dislactic, filed, and planarized. The dielectric layer covers the planarized trenches and elongated conductors are patferenches. Another dielectric layer over the air bridge trenches. Another dielectric layer covers the patterned conductors in order to encase them in a dielectric. Then the substrate is further patterned and etched to remove melavial from between the filed air bridge trenches. The final chruckers provides air bridge conductors encased in a dielectric that is spaced from the bonding oxide layer.



+ 0812 016 A1

(Cont. next page)



Description

The present invention relates to integrated circuit air intige structures and methods of labricating such atvuctures which are harmelicity sealed to see to protect the integrated circuits and any components, such as interconnecting conductors air bridges, inductors or expections, against damage or communication from outside ins device.

In order to reduce interconnect capacitances in high performance and high frequency processes, as bridges are often used. A typical air bridge is formed using a second layer of interconnect metal depositate and patterned over a secrificial material. The caorificial material is later removed to leave a metal lead surrounded by air rather than a dialectric, such as order. The capacitances to the substrate and to other metal lead is thus reduced since air has a lower dielectric constant than do solid inautators such as silicon dicoide or silicon ritride.

However, traditional air bridge manufacturing techniques and structures have several disadvantages. The length of an eir bridge is often filmited by flexure of metal between two viet. So, relatively long air bridges can only be manufactured by situiting topother multiple lengths of short all bridges. Another problem is that drawing shirtcated with air bridges cannot be passiveled. In a normal process, a passivation layer by a ledge-ofted on top of an integrated circuit. Typical passivation layers are silicon circle, or ollion nitride. However, for air bridge structures, the passivation layer has to be omitted otherwhae the passivation layer will till the sir under the pridge and thereby increase the capacitance of the air bridge or damage the bridge isset.

Accordingly, there has arisen a need for air bridges as that can be made of longer lengths of motal than are available in air bridges of the prior art and also for air bridges that can be incorporated into integrated circuits where such circuits have;

An object of the present invention is to provide improved integrated circuit air bridge structures which may be tabricated at the substrate tevel and which are passivated in the course of fabrication thereby evoiding the need for ceramic packaging or encapsulation, without materially increasing the volume occupied by the integrated circuit and any components, and to provide improved integrated circuit are bridge structures having air bridges or other components made out of conductive elements (e.g., inductors or capacitors), wherein sufficient spacing is provided between the eir bridges of the components and the active integrated circuit so as to reduce the effect of placastic capacitance between the conductive elements and the circuits and advertely affecting the high mequancy response of these circuits.

An integrated circuit structure in accordance with the invention provides an air bridge tabricated on the same dia as the integrated direct to which the air bridge is corrected. The invention provides an an-ailisen air bridge that is compatible with single substrate and

bonded autostrate structures. The invention provides an air bridge structure on a semiconductor substrate or a device substrate. The device or serriconductor substrate may have one or more integrated circuits or semiconductor devices formed therein. The air bridge attructure comprises an elongated metal conductor that is encased in a dialectric sheath. At least a portion of the sheath is exposed to ambient atmosphere. In one embodiment, the entire sheath is exposed to almosphere. However, other embodiments expose a substantial partion of the shealth to ambient almosphere in order to reduce the dietectric coupling between the shealth and the semiconductor substrate. In a typical construction, the encased conductor prosses a cavity in the substrate. The encased conductor is supported in its transit across the cavity by posts that extend from the lower murface of the cavity. The support posts comprise diefectric material, aubstrate material, or both.

2

The air bridge structure is made by forming a dielectric layer over semiconductor substrate. An etongated conductor is termed over the dielectric layer and is encased in dielectric material. Then, portions of the substrate or the dielectric layer, or both, are removed to expose the encased elongated conductor to air. The method contemplates using sacrificial materials located between the encased conductor in the substrate. Removing the sacrificial material forms an air bridge cavity. The methods of the invention also include removing partiers of the substrate in order to form the air bridge cavity.

Particular embodiments of the invention include a castly formed in the substrate and/or in the dielectric layer on the substrate. The encessed conductors extend across the devity and enter and exit the dielectric layer overlying the opiny.

In a bonded substrate structure, a device substrate is bonded to a handle substrate, typically with an oxide bonding layer. An air bridge structure is formed in the distinct substitute in several ways. Tranch isolation is a common istep used in the formation of devices and bonded substrates. The air bridge of the invention is compatible with the trench forming sleps that are typically used in bonded substrates, in one bonded auticirals embodiment, trenches are formed down to the radde bonding layer. The tronches are coated with a dielectric, filled, and planarized. The dielectric layer covers the plansified transher and alongsted conductors are patierned on the dielectric layer over the air bridge tranches. Another dislectric lever covers the patterned conductors in order to encase them in a distactric. Then the substrate is further patterned and eithed to remove rhaterful from between the filled air bridge transhes. The first structure provides all bridge conductors encased in a disladric that is spaced from the bonding colds

Bonded substate abusiness are used to form inductors. In one embodiment, elongated conductors are encessed in a dielectric layer that is disposed over a dence authorise region located between isolating

84900000 AFP

PAGE 17/50 * RCVD AT 4/4/2005 2:18:15 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/8 * DNIS:8729306 * CSID:14089770174 * DURATION (mm-ss):17-04

trenches. Vias are opened in the dielectric layer and substrate material is removed to form an air bridge cavity beneath the encased conductors. Two air bridge cav-

ties may be formed near one another and separated by a field cardy. Over each air bridge cavity conductors are patterned in a continuous, spiral path of metal in order to form an inductors. The third cavity is filled with femo-

4

magnetic material.

Two turther embediments of the invention use a sacrificial layer for forming a cavity benepth an alongated, encased conductor. In one embodiment, a secrificial layer of polysilicon is formed over a first dislectric layer that to on the semiconductor substrate. An encased conductor is formed over the sacrificial layer. Vist are opened to the secrifical polyelicon and the polysilicon is removed to leave an air bridge cavity beneath the encased conductor and between the encased conductor and the elicon substrate. In an alternate ambodiment, the dielectric layer on the surface of the substrate is perselly removed before the secrificial polysticon is deposited. The sacrificial polysticon is removed along with partient of the underlying pubstrate. The latter provides an enlarged sir bridge cavity beneath the encased conductor.

The present invention includes an air bridge structure in a samiconductor substrate having one or more integrated circuits or semiconductor devices therein comprising an elongated metal conductor having a delectric conting around at least a portion of the length of each conductor, said sheath being exposed to ambient so amosphere.

The immention also includes a method for forming an air bridge conductor comprising the steps of, depositing a dissection layer over a semiconductor substrate, forming an elongated conductor over the substrate, encasing the elongated conductor in a distectric sheath, and removing a portion of one or more layers proximate the sheathed conductor to form an air bridge conductor.

The invention will now be described by way of exmple with reference to the accompanying drawings in 40 which

Figures 1-4 show the device illustrated in Figure 5 in successive stages of the tablication thereof:

Figure 5 is a sectional view of a portion of an integrated circuit device having conductive members disposed in so-called "air bridge" configuration over an open space within the device:

Figure 6 is a tragmentary plan view illustrating the portion of the device shown in Figure 5; the view bating taken along the lina 6-6 in Figure 5;

Figures 7 and 6 likustrate a device similar to that shown in Figure 5;

Figures 9A-9C and 10A, 10B are fragmentary views, the view in Figures 9C being taken along the line 9C-9C in Figure 9B, the views illustrating means for support of conductive elements in the open space of an integrated circuit device:

Figures 11-15 show progressive steps in the forma-

fion of a bonded substrate with an all bridge formed in the device substrate:

Figure 16 is a fragmentary, esclicital view of a portion of an enclosed, multi-layer integrated circuit device where a conductive member forming an inductor is located over an open space. all in accordance with still another embodiment of the invention, which provides contamination and damsize protection and sease of handling during manutacture of integrated circuit devices, the view heing taken along the line 18:16 in Figure 17:

Figure 17 is a plan view of the portion of the device shown in Figure 16;

Figures 18 to 20 are sectional views illustrating the device shown in Figures 15 and 17 in successive stages of the manufacture thereof;

Figure 21 is a socional view of a device similar to that shown in Figure 18 wherein an internal core of ferromagnetic material is provided within the device:

Figures 22 and 23 are sectional views of the device shown in Figure 24 during an earlier and later stage in the fabrication thereot;

Figure 24 is a sectional view of a portion of an integrated circuit device of bonded layers including a conductive tayer providing an interconnection suspended and bridging an open space in the device; Figure 25 is a fragmentary plan view of the portion of the device shown in Figure 24;

Figure 28 is a sectional view of a portion of a bonded, enclosed, multi-layer device having a conductive layer which provides an interconnection over an open space in the device in accordance with another ambodiment of the invanition;

Figure 27 is a sectional view of the device shown in Figure 26 in a later stage of manufacture.

The air bridge structure shown in Figures 5 and 6 is made in accordance with the process steps shown in Figures 1-4. A suitable silicon substrate 236 has a layer of alizon disside 236 deposited or grown on one surface. That suitable is processed to form the air bridge structure of Figure 5. 5 and 6.

By referring to Figures 1-4, the steps in the process of bibricating the devices of Figures 5 and 6 will become more apparent. First frenches 220 are formed in an oxide layer 298 that covers substrate 238. The trenches 220 are costed with a layer of silicon nitride 247 or any other delectric that can be selectively etched with respect to mittle layer 236. Next, a layer of metal 242 is deposited on the surface and in the trenches 220. The Eurlace is then coated with a layer of photoresist 250. The photoresist and metal layer are planarized by a reactive ion each that uses the nitride layer 247 as an etch stop. After the etch, the remaining photoresist is stripped and a second nitride tayer is deposited to cover the metal in the trenches to form retrice sheeths 249 that surround the metal 242 in each trench. Another layer of photoresial 150 is deposited and patterned to

eliter auffer e. e. e.g. f. attractifente engen allufe bilenbereit e.

protect the nitride layer 249. The exposed nitride on the surface is etched every leaving the sheeth 249 around the conductors 242. The conductors 242 that remain may be partially imbedded in the insulative material layer 235 (the code) as shown in Figure. 4. As also shown in Figure. 4, the surface of the layer 235 may be masked with an etchern resistant mask 245 and then stohen to form the cavity 240 and the cavity 244 as shown in Figure.

Relearing to Figures 5 and 6 there is shown structure having a layor 256 of insulating material, such as oxide, and a substrate layer 236 of combounductive material, such as allicon, in which imagrated events rmay be termed. Supported in the layer 235 and bridging an opening 240 therein are a plurality of conductors 242 which define air bridges for interconnecting integrated circuits (not shown) in the silicon subsyste 238. A cavity 244 in the substrate 238 is disposed in alignment with the opening 240. The opening and the cavity provide an air dialectrio which reduces parasitic capacitante between the circults in the allicon substrate 238 and the air bridge conductors 242. Sheaths 249 around the conductors 242 protect the conductors against contamingtion or damage by, for exemple, flakes of conductive material which may be formed during the processing of the substrate 298 to provide the integrated circuits therein.

Support posts 246 (Figure.7) may be provided in the opening 240 and underlie the cheathed conductors 242. The support posts 246 provide added support for the conductors 242. A support post 248 may be aligned with the cheathed conductors 242. An arisotropic each will remye silicon from grees not covered by the sheathed conductors by provide the supports 248 shown in Figure. 7.

The support posts may also be formed only of the oxide layer 286. The posts are coated with a protective layer of nitride 288 as shown in Figure, 8.

Referring to Figure. 8A an aluminum conductor 250 reads on code support post 252. The post is passivated by depositing is sheath of nitride 258 or other passivating material, as shown in Figures 9B and 9C. The conductor may be passivated by outletion to provide a layer 254 of aluminum codes (Al_2O_3) as shown in Figure. 10A. The metal conductor 242 or aluminum conductor 250 may be also be passivated by a chesth of sillion exide 251 (SiO₂) covered by a sheath of polysilicon 256 (Figure. 10B), stus providing a dual layer sheath.

Turning to Figures 11-15. Share is shown another embodiment of the invention formed on a bonded substrate structure. In Figure 11 there is a handle substrate 100 that is coide banded via coide layer 102 to the device substrate 110. In a following step (Figure 12), the device substrate 110 is patterned to form a series of trenches 101 to the surface of the bond oxide layer 102. so Next, (Figure, 13) an oxide layer 104 is either thermally grown or deposited over the surface of the device substrate and the trenchee 101. The trenches 101 are lifted with polysikoon 105 and planarized. Another layer of

dislectric material, e.g., silicon dioxide. Is deposited. A layer of metal 108 is deposited and exched to form the conductors 108 over trenches 101. Another odde layer 108 covers the metal. The smucare of Figure. 14 is then resided and etched to provide the separated posts 116, 114, 112 of Figure. 15. The air between the separated posts reduces the capacitance between the separated posts reduces the capacitance between the conductors 106. So, the air bridge structure formed by the process of Figures 11 15 uses trench techniques compatible with customary bonded substrate processing. The air bridge structure is thus formed at the level of the device substrate 110 and is readily interconnected with charits in the device substrate 110 by customary matalization and interconnect techniques.

Referring to Figures 16 and 17 there is shown a device substrate 200 which is bonded to a handle substrate 202 via oxide bond layer 216. In device substrate 200 integrated circuits (not shown) and all bridge structure are formed. The device substrate contains an inductor coff 204 suspended over the interfacing surfaces 207 of the device substrate 200 and handle substrate 202 and separated therefrom by a space or void 208 which may be void except for posts 208.

The coil 204 provides the inductor and may be of the square epiral shape shown in Figure 17. The center and end contexts 210 and 212 to the ends of the coil 204 do not appear in Figure 16. These contacts are of metal just like the coil turns and may extend along posts 200 to the active integrated circuits in the device substitute 200 in a manuar similar to connections from the coils and the embodiments of the invention heretofore described.

The coll 204 is an air bridge conductive element. The bridge and support for the element 204 is provided by a layer of delectric material 205 having an extent beyond the outer periphery of the conductors of the coll 204. This bridge is also supported on the posts 208.

Device substrate 200 has a bottom caide layer 216. Oidde layer 216 bonds the device substrate 200 to the handle substrate 202. Another trench in a center post of may be filled with polyallicon in which came a peir of veids 206A and 206B may be formed in the substrate 200.

The device substrate 200 is labricated in process steps shown in Figures 18, 19 and 20. A device substrate 200 has a sifton substrate 220 covered with a layer of odds 206 or other suitable diselectric that encases conductor coil 204. The coil 204 may be two-yided in a trench and then covered so as to form the layer of diselectric, insulating material 205. As an alternative, the coil 204 may be formed by depositing a metal layer on a diselectric layer, patterning the metal layer, and depositing a further layer of diselectric on the patterned metal layer.

As shown in Figure 19 the device substrate is patterned to form transhes 108. The trenshes are opened, coated with a thermal oxide 107 and filled with undoped polyellion 108. The band layer 216 joins the handle substrate 202 (not shown) to the device substrate 220. BEST AVAILABLE COPY

As shown in Figure 20 vies 224 and 226 are etched into the layer 205. The elecon of device substrate 220 is removed from the region between the trenches 106 by a selective etch to form the void 206.

7

Relatring to Figure 21 there is shown a structure similar to that shown in Figure 16 and like parts are indlcated with like referenced numerals. A cylindrical post 230 is provided by forming a via in the layer 205 and removing silicon in a region between the trenches 110. 112. The cavity between trenches 110 and 112 is filled with a ferromagnetic material such as iron. The ferromagnetic post 230 extends into the area of the inductor coil 204 and is electromagnetically coupled thereto so as to enhance and increase the inductance of the coll.

An in-silicon air bridge as shown in Figure 24 may be formed by the process steps shown in Figures 22 and 23. Referring to Figures 24 and 25, there is shown another integrated circuit etructure 54 with an air bridge conductor 42. The air bridge 42 is formed on a single semiconductor (silicon) substrate layer 52 having an ex insulative (SiO_2) layer 60 thereon.

As shown in Figures 22 and 23, the active integrated circuits may be formed separately in the substrate 52 and have connections such as conductor 42 between devices of the integrated circuit. The allicon aubstrate 52 has an insulating layer 60; typically an oxide layer, either thermally grown or deposited. A sagrificial layer of polysificon 68 or other material covers the insulating layer 60. The sacrificial layer 68 is patterned to the desired shape of an air bridge cavity and is covered with an codds layer 64. A layer of metal 42 is deposited on oxide layer 64 and is patterned into the desired configureuration of the air bridge conductor. The palterned conductor 42'ls covered with an insulating layer

As shown in Figure 23, vias 74 and 76 are opened to remove the sacrificial polysilicon tayer 68. A cavity 66 is created by etching and removing the polysilicon 68. Further vias 70, 72 are provided to contact the airbridge metal 42 as shown in Figure 25.

Referring to Figure 27, there is shown a structure similar to that shown in Figure 24 and like parts ere labeled with like referenced numerals. Again, a layer of secrificial polysilicon or metal, which is shown at 68 in patterned to remove a portion of oxide layer 60. A sacrificial polysilicon layer 68 is deposited over the exposed substrate. The polysiticon layer 68 is covered with an exide layer 64, the air bridge metal 42 is deposited on the exide layer 64 patterned and covered with another so exide layer 44. Eich windows 74 and 76 provide etch holes for an etchant, for example, KOH, which etches the polysilicon metal 68 isotropically, but etches the silicon in the substrate 52 anisotropically thereby producing a deep cavity 66A. The anisotropic etching process. As to produce the deep void or cavity 65A may be carried out in accordance with the atch/removal method described in an article by Sugiyama, et al., entitled "Micro-diaphragm Pressure Sensor," IEDM 1986,

pages 184-187. The void space 56A is aligned with the conductive element of the air bridge structure 42 and is operative to reduce parasitic capacitances in the device. Removing alticon not only reduces capacitance but also reduces parasitic image current induced in the silicon by currents flowing in a conductor above the silloon. Such induced current is reduced by the voids that space the conductors from the silicon. The devices are fabricated at the substrate level and then separated into dice having one or more active integrated circuits using scribes or tranches of the type conventionally used for die sep-

Conductive elements may be incorporated in the devices at the integrated circuit leve. An elongated conductor is formed over the dielectric layer and is encased In dielectric material. Then, portions of the substrate or the dielectric layer, or both, are removed to expose the encased elongated conductor to air. The mathod contemplates using excriticial meterials located between the encesed conductor in the substrate. Removing the sacrificial material forms an air bridge cavity. The methods of the invention also include removing portions of the substrate in order to form the air bridge cavity. In a bonded substrate structure, a device substrate is bonded to a handle substrate, typically with an oxida bonding tayer. Trench isolation is a common step used in the formation of devices and banded substrates. The air bridge of the invention is compatible with the trench forming steps that are typically used in bonded substrates, in one bonded substrate embodiment, trenches are formed down to the oxide bonding layer. The trenches are coated with a dielectric, filled, and planarized. The dielectric layer covers the planarized trenches and elongated conductors are patterned on the dielectric layer over the air bridge trenches. Another digiectric layer covers the patterned conductors in order to encage them in a dielectric. Then the substrate is further patterned and stohed to remove material from between the filled air bridge trenches. The final structure applicated at bridge conductors encased in a dielectric that is spiced from the bonding oxide layer.

Claims

- Figure 28, is used. First, the surface oxide layer 60 is 4s 1. An air bridge structure in a semiconductor substrate having one or more integrated circuits or semiconductor devices therein comprising an alongated metal conductor having a dielectric coating around at least a partion of the length of said conductor, said sheath being exposed to ambient atmosphere.
 - 2. An air bridge structure as claimed in claim 1 wherein the dielectric coating comprises a dielectric selected from the group consisting of silicon dioxide, silicon nitride, and aluminum oxide, and the conductor comprises aluminum.
 - An air abridge structure as claimed in daims 1 or 2,

30

characterized by a support extending from a surtings of the semiconductor substrate to the outer murlace of the sheath for supporting the conductor.

- An air bridge structure as claimed in claim 3 s wherein the euopoint complines semiconductor material.
- An air bridge structure as claimed in any one of claims 1 to 4 wherein a majority of the entire outer surface area of a portion of the sheath is exposed to ambient atmosphere.
- 6. An air bridge structure as claimed in claim 5 wherein the conductor is disposed opposite a cavity 16 in the semiconductor substrate.
- 7. An air bridge as claimed in claim 8 wherein said conductor is formed into a spiral of adjacent turns to create an inductor, and the distactric coating comprises a delectric layer and an inductor is formed in the dislactric layer over a cavity in the semiconductor substrata.
- An air bridge as claimed in deim 7 characterized int. gr that at least a second inductor spaced from the first inductor by a core cavity, said core cavity is titled with faromagnetic material.
- 9. An air bridge atructure comprising:

a bunded substrate structure comprising a device substrate having an upper and lower surface with one or more semiconductor devices or integrated circuits formed in eald secure substrate, and a bonding layer for bonding the lower surface of the device substrate to the handle substrate: a cavity in said device substrate extending from the upper surface of the device substrate to the solutions in the substrate of the upper surface of the device substrate to the solutions layer.

a post comprising an elangated strip of dielectric material extending from the bunding layer to about the upper surface of the device substrate;

a condustor encased in said alongated atrio.

- 10. An air bridge structure as claimed in claim 9 wherein the post further comprises an elengated region of polysilicon disposed between the conductor and the bonding layer.
- A method for forming an air bridge conductor comprising the steps of:

depositing a dielectric layer over a semiconductor substitute;

forming an alongated conductor over the sub-

encesting the elongated constluctor in a dialec-

10

removing a porifion of one or more layers provimate the sheathed conductor to form an air bridge conductor.

- 12. A method as claimed in claim 11 wherein the portions removed comprise portions of the first dielectric layer, and additional portions removed comprises portions of the semiconductor substrate.
- 15. A method as claimed in claims 11 or 12 character-base by the step of depositing a secrificial layer between the encased conclustor and the semiporductor substrate and removing a portion of the sacrificial layer to form an eit bridge cavity.
- 14. A method for forming an air bridge comprising the steps of:

bonding a device substrate to a handle substrate using an oxide bonding layer;

forming a plurality of trenches to the code bonding tables.

coasing the wenches with a first dealectric layer; filling and planarizing the trenches to the level of the device autostrate:

depositing a second dialectric tayer over the planshized device autostrate;

depositing a metal layer on the second diefecthe layer;

patterning the metal layer to form conductors dver the filled trenches;

covering the conductors with a third layer of chelectric:

selectively removing the dielectric material and the device substrate material from regions between the filled tranches to form air bridge conductors spaced from the bonding tayer, encesed in dielectric and laterally separated by emblant strongphere.


- A method as claimed in claim 14 characterized by the step of filling the coated trenches with polyciscun before plangitzing.
- 16. A method as claimed in claims 14 or 15 characterized by forming first and second air bridge cavities with a single conductors extending in a spiral path across each cavity and encased in dialectric;


fidming a third cavity between the first and second air bridge cavities;


Hiting the third cavity with terromagnetic material

7
















FIG. 4


BEST AVAILABLE COPY





















EP 0 612 018 A1



EP 0 m2 ma A1





FIG. 22






FIG. 25




FIG. 26




FIG. 27

European Patrol Office

EUROPEAN SEARCH REPORT

Appl - No. 10 8486

 	DOCUMENTS C	ONSIDERED TO BE REL	RVANT	7
Catality	ofre	A1955 Promotion Appro Militaries	Ediran(CLASSIPICATION OF THE
X Y	MO 94 17558 A 1994	(URIV CALIFORNIA) 4 AUG	ust 1.2.5-7	HD1123/522
	figures 1,2,6A	2 - page 11, line 10;	3.4	H01L21/768 H01L21/3205
			9,11,12, 14	4
		(ROCKWELL INTERNATIONAL 1982	L 3,4	
- 1	page 4, line figures 6-9 *	26 - page 5, line 21;	9	
	EP 0 076 935 A 1983	(HONEYWELL INC) 28 Apri		
	page 5,)ine ;	15 - page 7, line \$;	11.12	
	EDM.	11 - page 35, line 18	9,14	
P	1986. aqes 184-187 y	6 662636419	13	
P,	ressure Sensor	L.: Kicro-diaphragm		TECHNICAL PROJECTS
11	Page 184, colu ine 32; figure :	m 2. line 37 - page 18	5,	HOIT
		UNITOHO ELECTRIC	7,8,16	
1	page 3. column gure 1 -	3. line 25 - line 46:		
		*		
				1
		•		}
			_	
Plan	Land and ball p	pers grand on the ray opposite		
	HAGUE	1 September 199	7 Albrech	ht. C
Marianto Securitario Securitar	OLY OF CREAT DESCRIPTION OF THE PROPERTY OF TH	ichen har den general eine gene	fall and priving the inventional of the spatialist of the spatialism of the spatiali	ind N. dr
Specialists speciality;		A : Manher of the	Subst protest from 17, corre	